

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/938,643	08/27/2001	Hajime Akimoto	A8319.0002	2809
24998	7590 05/05/2004		EXAM	INER
DICKSTEIN SHAPIRO MORIN & OSHINSKY LLP			SHAPIRO, LEONID	
2101 L STREET NW WASHINGTON, DC 20037-1526		ART UNIT	PAPER NUMBER	
	,		2673	/2
			DATE MAILED: 05/05/200	4

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
•	09/938,643	AKIMOTO ET AL.				
Office Action Summary	Examiner	Art Unit				
	Leonid Shapiro	2673				
The MAILING DATE of this communication appeared for Reply	ppears on the cover sheet with the	correspondence address				
A SHORTENED STATUTORY PERIOD FOR REP THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a re - If NO period for reply is specified above, the maximum statutory perio Failure to reply within the set or extended period for reply will, by statu- Any reply received by the Office later than three months after the mail earned patent term adjustment. See 37 CFR 1.704(b).	I. 1.136(a). In no event, however, may a reply be tile. 1.136(a). In no event, however, may a reply be tile. 1.136(a). In no event, however, may a reply be tile. 1.136(a). In no event, however, may a reply with expire SIX (6) MONTHS from the cause the application to become ABANDONI	mely filed ys will be considered timely. In the mailing date of this communication. ED (35 U.S.C. § 133).				
Status						
1)	nis action is non-final. vance except for formal matters, pr					
Disposition of Claims						
4) Claim(s) 1-20 is/are pending in the application 4a) Of the above claim(s) is/are withdr 5) Claim(s) is/are allowed. 6) Claim(s) 1-20 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and complete to the series of the ser	rawn from consideration. /or election requirement.					
9) The specification is objected to by the Examiner.						
	10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11)☐ The oath or declaration is objected to by the I	Examiner. Note the attached Office	e Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
a) All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure * See the attached detailed Office action for a list	nts have been received. nts have been received in Applica iority documents have been receiv eau (PCT Rule 17.2(a)).	tion No red in this National Stage				
Attachment(s) 1) ☑ Notice of References Cited (PTO-892)	4) 🔲 Interview Summar	v (PTO.413)				
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0 Paper No(s)/Mail Date 	Paper No(s)/Mail [y (P10-413) Date Patent Application (PTO-152)				

Art Unit: 2673

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 1. Claims 1-3, 8-12,14,20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamagata et al. (Pub. No.: US 2001/0028336 A1) in view of He et al. (US Patent No. 6, 323, 849 B1).

As to claim 1, Yamagata et al. teaches an image display apparatus having a display unit for displaying an image (See Fig. 1, item PNL, page 4, paragraph 0059) and a drive unit for driving this display unit See Fig. 1, items 30, page 4, paragraph 0059), the drive unit being connected by a plurality of signal lines (See Figs. 1, 2, item 4, paragraph 0064), wherein display unit comprises a plurality of display pixels arranged in a matrix form (See Fig. 1, item PNL, paragraph 0004); drive unit comprises a ladder resistor (See Fig. 2, item 6); gray level voltage selecting means selectively connecting gray level voltage wires to plurality of signal lines (See Fig. 2, item 3, NLN, See page 4, paragraphs 0063-0064), the number of analog gradation voltages being matched with number of gray voltage wires (in He et al. reference – 64) gray level voltage wires (See page 4, paragraph 0063), and a gray level voltage selector connected to the gray level voltage wires (See Fig. 2, item 3, NLN, See page 4, paragraphs 0063-0064).

Yamagata et al. does not show impedance converters connected to an output of the ladder and gray level voltage wires constituting output lines connected to the impedance converters.

Art Unit: 2673

He et al. teaches impedance converters connected to an output of a ladder resistor (see Fig. 4, items 422,424,426,428) and gray level voltage wires constituting output lines connected to the impedance converters (See Fig. 4, items Vo-V4, from Col. 4, Line 46 to Col. 5, Line 14).

It would have been obvious to one of ordinary skill in the art at the time of invention use impedance converters connected to an output of the ladder and gray level voltage wires constituting output lines connected to the impedance converters as shown by He et al. in Yamagata et al. apparatus to reduce the power consumption (See Co. 2, Lines 32-37 in He et al. reference).

As to claim 20, Yamagata et al. teaches an image display terminal system, display unit comprising: a plurality of display pixels arranged in a matrix form to display an image (See Fig. 1, item PNL, paragraphs 0004, 0059); a group of signal lines provided for each column to transmit analog image signal and connected to the display pixels (See Figs. 1, 2, item 4, paragraph 0064), a drive circuit for driving pixels and the group of signal lines at prescribed timings (See Fig. 1, items 30, page 4, paragraph 0059), means for causing the display pixels to display an image in a prescribed sequence on the basis of inputted image display data (See Fig. 21, SEL1-SEL4, page 1, paragraph 0008), wherein: circuit has a ladder resistor and a plurality of gray voltage wires connected to an output of the ladder resistor (See Fig. 2, items 6, NLN); group of signal lines are connected to the gray level voltage wires via a gray level voltage selector (See Figs. 1, 2, items 3, NLN, See page 4, paragraphs 0063-0064), the number of analog gradation voltages being matched with number of gray voltage wires (in He et al. reference – 64) gray level voltage wires (See page 4, paragraph 0063), and a gray level voltage selector connected to the gray level voltage wires (See Fig. 2, item 3, NLN, See page 4, paragraphs 0063-0064).

Art Unit: 2673

Yamagata et al. does not show impedance converters connected to an output of the ladder and gray level voltage wires constituting output lines connected to the impedance converters.

He et al. teaches impedance converters connected to an output of a ladder resistor (see Fig. 4, items 422,424,426,428) and gray level voltage wires constituting output lines connected to the impedance converters (See Fig. 4, items Vo-V4, from Col. 4, Line 46 to Col. 5, Line 14).

It would have been obvious to one of ordinary skill in the art at the time of invention use impedance converters connected to an output of the ladder and gray level voltage wires constituting output lines connected to the impedance converters as shown by He et al. in Yamagata et al. apparatus to reduce the power consumption (See Co. 2, Lines 32-37 in He et al. reference).

He et al. and Yamagata et al. do not show the gray level voltage selector and the gray level voltage wires are provided over a single substrate.

Since He et al. discloses mobile radio-telephone with limited amount of space, it would have been obvious if not inherent to one of ordinary skill in the art at the time of invention to place the gray level voltage selector and the gray level voltage wires on the same substrate as display pixels, the group of the signal lines in He et al. and Yamagata et al. apparatus.

As to claims 2-3, Yamagata et al. teaches gray level voltage selector (See Fig. 2, item 3) connected to plurality of signal lines (See Figs. 1, items 30, PNL, See page 4, paragraphs 0063-0064).

As to claim 8, He et al. teaches liquid crystal display device (See Col. 1, Lines 6-8).

Art Unit: 2673

He et al. does not show liquid crystal in region between the pixel electrode and the counter electrode.

It would have been obvious if not inherent to one of ordinary skill in the art at the time of invention to use LC material in He et al. and Yamagata et al. in region between the pixel electrode and the counter electrode.

As to claim 9, Yamagata et al. teaches a gray level voltage selector is configured by an analog switch using a field effect transistor (See Fig. 2, item Tr, in description See page 4, paragraph 0063).

As to claim 10-12, He et al. and Yamagata et al. do not show ladder resistor, voltage selector and impedance converters are configured by a polycrystalline Si and on the same substrate.

Since He et al. discloses mobile radio-telephone with limited amount of space, it would have been obvious if not inherent to one of ordinary skill in the art at the time of invention to place the gray level voltage selector and the gray level voltage wires on the same substrate as display pixels, the group of the signal lines in He et al. and Yamagata et al. apparatus.

As to claim 14, Yamagata et al. teaches ladder resistor is a pair of resistors group, one each for positive voltage gray level generation and inverted polarity gray level generation (See Fig. 2, item 6, in description See page 4, paragraph 0063).

2. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over He et al. and Yamagata et al. in view of Nakajima et al. (US Patent No. 6, 181, 314 B1).

Art Unit: 2673

He et al. and Yamagata et al. do not show offset canceling unit for detecting and eliminating any offset voltage between input and output.

Nakajima et al. teaches offset canceling unit for detecting and eliminating any offset voltage between input and output (See Fig. 3, items 23-27, in description See from Col. 3, Line 44 to Col. 4, Line 58).

It would have been obvious to one of ordinary skill in the art at the time of invention use a offset canceling unit as shown by Nakajima et al. in He et al. and Yamagata et al. apparatus in order to provide an improved circuit in LCD device (See Col. 1, Line 66-67 in Nakajima et al. reference).

3. Claims 4-5, 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over He et al. and Yamagata et al. in view of Morita (US Patent No. 6,366,065 B1).

As to claims 4-5, Nakajima et al, Negishi et al. and Yamagata et al. do not show impedance converters configured by differential amplifying circuit using field-effect transistors.

Morita teaches impedance converters configured by differential amplifying circuit using field-effect transistors (See Fig. 10, 12, items 72, QP, in description See Col. 10, Lines 1-9).

It would have been obvious to one of ordinary skill in the art at the time of invention use a differential amplifying circuit using field-effect transistors as shown by Morita in He et al. and Yamagata et al. apparatus as part of D-A converter instead of the output buffers.

As to claim 7, He et al. and Yamagata et al. do not show means for suspending the functioning of the impedance converters and circuits for short-circuiting the input and output terminals of the impedance converters.

Art Unit: 2673

Morita teaches means for suspending the functioning of the impedance converters and circuits for short-circuiting the input and output terminals of the impedance converters (See Fig. 5, items 72, Q2, in description See Col. 6, Lines 39-59).

It would have been obvious to one of ordinary skill in the art at the time of invention use a differential amplifying circuit using field-effect transistors as shown by Morita in He et al. and Yamagata et al. apparatus as part of D-A converter instead of the output buffers.

4. Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over He et al. and Yamagata et al. in view of Negishi et al. (US Patent No. 5, 528, 241).

He et al. and Yamagata et al. do not show a ladder resistor is configured as one resistor.

Negishi et al. teaches ladder resistor is configured as one resistor (See Fig. 2, item20, in description See from Col. 2, Line 64 to Col. 3, Line 32 and Abstract).

It would have been obvious to one of ordinary skill in the art at the time of invention use a ladder resistor is configured as one resistor as shown by Negishi et al. in He et al. and Yamagata et al. apparatus in order to provide an improved circuit in LCD device.

5. Claims 15-16, 18-19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamagata et al. in view of He et al. and Kane (US Patent No. 6,229,508 B1).

As to claim 16, Yamagata et al. teaches an image display apparatus driving method for displaying an image (See Fig. 1, item PNL, page 4, paragraph 0059) by writing analog image signal voltages via signal lines into pixel capacitances of individual pixels in a display unit (See Figs. 1, 2, item 4, paragraph 0064), wherein the analog image signal voltages are written into an

Art Unit: 2673

image display apparatus having a drive unit (See Fig. 1, item PNL, paragraph 0004); including a ladder resistor (See Fig. 2, item 6); gray level voltage selecting means selectively connecting gray level voltage wires to plurality of signal lines (See Fig. 2, item 3, NLN, See page 4, paragraphs 0063-0064), the number of analog gradation voltages being matched with number of gray voltage wires (in He et al. reference – 64) gray level voltage wires (See page 4, paragraph 0063), and a gray level voltage selector connected to the gray level voltage wires (See Fig. 2, item 3, NLN, See page 4, paragraphs 0063-0064).

Yamagata et al. does not show impedance converters connected to an output of the ladder and gray level voltage wires constituting output lines connected to the impedance converters.

He et al. teaches impedance converters connected to an output of a ladder resistor (see Fig. 4, items 422,424,426,428) and gray level voltage wires constituting output lines connected to the impedance converters (See Fig. 4, items Vo-V4, from Col. 4, Line 46 to Col. 5, Line 14).

It would have been obvious to one of ordinary skill in the art at the time of invention use impedance converters connected to an output of the ladder and gray level voltage wires constituting output lines connected to the impedance converters as shown by He et al. in Yamagata et al. apparatus to reduce the power consumption (See Co. 2, Lines 32-37 in He et al. reference).

He et al. and Yamagata et al. do no show the analog image signal voltages are written in three separate phases when analog image signal voltages are to be written onto the signal lines.

Art Unit: 2673

0

Kane teaches three separate phases when the analog image signal voltages are to be written onto the signal line (See Figs. 5-6, items 550,530,510, PRECHRGE, AUTOZERO, WRITE DATA, in description See from Col. 5, Line 43 to Col. 6, Line 50).

It would have been obvious to one of ordinary skill in the art at the time of invention to use the driver as shown by Kane in He et al. and Yamagata et al. method in order to improve brightness uniformity (See Col. 2, Lines 9-10 in Kane reference).

As to claim 19, Yamagata et al. teaches a driving method for an image display terminal system, display unit comprising: a plurality of display pixels arranged in a matrix form to display an image (See Fig. 1, item PNL, paragraphs 0004, 0059); a group of signal lines provided for each column to transmit analog image signal and connected to the display pixels (See Figs. 1, 2, item 4, paragraph 0064), a drive circuit for driving pixels and the group of signal lines at prescribed timings (See Fig. 1, items 30, page 4, paragraph 0059), means for causing the display pixels to display an image in a prescribed sequence on the basis of inputted image display data (See Fig. 21, SEL1-SEL4, page 1, paragraph 0008), wherein: drive circuit has a ladder resistor and a plurality of gray voltage wires connected to an output of the ladder resistor (See Fig. 2, items 6, NLN); group of signal lines are connected to the gray level voltage wires via a gray level voltage selector (See Figs. 1, 2, items 3, NLN, See page 4, paragraphs 0063-0064), the number of analog gradation voltages being matched with number of gray voltage wires (in He et al. reference – 64) gray level voltage wires (See page 4, paragraph 0063), and a gray level voltage selector connected to the gray level voltage wires (See Fig. 2, item 3, NLN, See page 4, paragraphs 0063-0064).

Art Unit: 2673

Yamagata et al. does not show impedance converters connected to an output of the ladder and gray level voltage wires constituting output lines connected to the impedance converters.

He et al. teaches impedance converters connected to an output of a ladder resistor (see Fig. 4, items 422,424,426,428) and gray level voltage wires constituting output lines connected to the impedance converters (See Fig. 4, items Vo-V4, from Col. 4, Line 46 to Col. 5, Line 14).

It would have been obvious to one of ordinary skill in the art at the time of invention use impedance converters connected to an output of the ladder and gray level voltage wires constituting output lines connected to the impedance converters as shown by He et al. in Yamagata et al. apparatus to reduce the power consumption (See Co. 2, Lines 32-37 in He et al. reference).

He et al. and Yamagata et al. do not show the gray level voltage selector and the gray level voltage wires are provided over a single substrate.

Since He et al. discloses mobile radio-telephone with limited amount of space, it would have been obvious if not inherent to one of ordinary skill in the art at the time of invention to place the gray level voltage selector and the gray level voltage wires on the same substrate as display pixels, the group of the signal lines in He et al. and Yamagata et al. apparatus. He et al. and Yamagata et al. do no show the analog image signal voltages are written in three separate phases when analog image signal voltages are to be written onto the signal lines.

Kane teaches three separate phases when the analog image signal voltages are to be written onto the signal line (See Figs. 5-6, items 550,530,510, PRECHRGE, AUTOZERO, WRITE DATA, in description See from Col. 5, Line 43 to Col. 6, Line 50).

Art Unit: 2673

It would have been obvious to one of ordinary skill in the art at the time of invention to use the driver as shown by Kane in He et al. and Yamagata et al. method in order to improve brightness uniformity (See Col. 2, Lines 9-10 in Kane reference).

As to claim 15, He et al. and Yamagata et al. do not show a luminescent type of display pixels controlled by entered analog image signal and having a light emitting function for displaying an image with luminescence generated by a current flowing between a positive and a negative electrode.

Kane teaches a luminescent type of display pixels controlled by entered analog image signal and having a light emitting function for displaying an image with luminescence generated by a current flowing between a positive and a negative electrode (See Figs. 1-3, item 304, in description See Col. 3, Lines 28-62).

It would have been obvious to one of ordinary skill in the art at the time of invention to use the driver as shown by Kane in He et al. and Yamagata et al. apparatus to incorporate a LED (OLED) pixel structure (See Col.2, Lines 9-12 in the Kane reference).

As to claim 18, Kane teaches signal lines are provided with voltage resetting circuits, and analog image signal voltages are written in three separate phases after the voltages of the signal lines are reset in advance by the resetting circuits (See Figs. 5-6, items 550,530,510, PRECHRGE, AUTOZERO, WRITE DATA, in description See Col. 6, Lines 15 and 36).

6. Claim 17 is rejected under 35 U.S.C. 103(a) as being unpatentable over He et al., Yamagata et al, Kane as applied to claim 16 above, and further in view of Nakajima et al.

Art Unit: 2673

He et al., Yamagata et al. do not show display driving method for displaying an image by writing analog image signal voltages via signal lines into pixel capacitances of individual pixels in a display unit, wherein the analog image signal voltages are written in two separate phases when the analog image signal voltages are to be written onto the signal line.

Nakajima et al. teaches display driving method for displaying an image by writing analog image signal voltages via signal lines into pixel capacitances of individual pixels in a display unit, wherein the analog image signal voltages are written in two separate phases when the analog image signal voltages are to be written onto the signal line (See Figs. 3-4, items 21-26,T1,T2, in description See from Col. 3, Line 45 to Col. 5, Line 7).

It would have been obvious to one of ordinary skill in the art at the time of invention use a first and second phases as shown by Nakajima et al. in He et al. and Yamagata et al. apparatus in order to provide an improved circuit in LCD device (See Col. 1, Line 66-67 in Nakajima et al. reference).

Nakajima et al., He et al., and Yamagata et al. do not show the third phase.

Kane teaches three separate phases when the analog image signal voltages are to be written onto the signal line (See Figs. 5-6, items 550,530,510, PRECHRGE,

AUTOZERO, WRITE DATA, in description See from Col. 5, Line 43 to Col. 6, Line 50).

It would have been obvious to one of ordinary skill in the art at the time of invention to use the driver as shown by Kane in Nakajima et al, He et al. and Yamagata et al. apparatus in order to improve brightness uniformity (See Col. 2, Lines 9-10 in Kane reference).

Response to Amendment

7. Applicant's arguments filed on 02-17-04 with respect to claim 1-20 have been considered but are most in view of the new ground(s) of rejection.

Telephone inquire

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Leonid Shapiro whose telephone number is 703-305-5661. The examiner can normally be reached on 8 a.m. to 5 p.m.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached on 703-305-4938. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Page 14

VIJAY SHANKAR PRIMARY EXAMINER